Skip to content
View in the app

A better way to browse. Learn more.

Ham Radio Base -Powered By Ham CQ DX

A full-screen app on your home screen with push notifications, badges and more.

To install this app on iOS and iPadOS
  1. Tap the Share icon in Safari
  2. Scroll the menu and tap Add to Home Screen.
  3. Tap Add in the top-right corner.
To install this app on Android
  1. Tap the 3-dot menu (⋮) in the top-right corner of the browser.
  2. Tap Add to Home screen or Install app.
  3. Confirm by tapping Install.
Solar
SFI 128
SN 113
A 18
K 2 Quiet
X-Ray C1.2
Wind 554.7 km/s
Aurora 3
Updated 22:30 UTC HamQSL · N0NBH
Day 80/40m Fair 30/20m Good 17/15m Good 12/10m Fair
Night 80/40m Good 30/20m Good 17/15m Good 12/10m Poor

Callsign Lookup
_
Vanity Call Signs Available
Enter filters above and click Search.
ⓘ Callsign lookups are in real time via the FCC database. Vanity callsign availability is refreshed daily at 6:00 AM CST. The vanity search may be unavailable for a few minutes during this update.
Live DX spots
Live DX Spots — 70cm via PSKReporter · scroll or pinch to zoom
Band
Mode
Time
Loading map data…
MHz DX Spotter Info
Recent spots
Select a band above to load spots
Ready — select a band to fetch live spots

📊 Track your progress: Go to your Study Dashboard

E6C: Digital ICs

Digital integrated circuits form the logic backbone of modern radio equipment — from microcontrollers in transceivers to SDR signal processing. Understanding the families of digital ICs, how comparators work, what tri-state logic provides, and how to read logic gate symbols is essential knowledge for the Extra class license.

This lesson covers comparator behavior, IC logic families, programmable logic devices, pull-up/pull-down resistors, and the schematic symbols for NAND, NOR, and NOT gates shown in Figure E6-3.

Key point: CMOS has the lowest power consumption of all digital IC families and high noise immunity because its switching threshold is approximately half the supply voltage. BiCMOS combines CMOS high input impedance with bipolar low output impedance. FPGAs are configured using hardware description language (HDL).

Comparators and Hysteresis

A comparator is an op-amp configured to compare two voltages. When the input signal crosses a reference voltage threshold, the comparator's output switches from one rail to the other. This is called a threshold crossing — the comparator changes its output state whenever the input crosses the reference level.

A real-world signal near the threshold is rarely perfectly clean. Noise can cause the input to cross back and forth rapidly, producing multiple unwanted output transitions — a condition called chatter. Hysteresis solves this problem by creating two different threshold levels: one for the rising edge and one for the falling edge. The output only changes state when the input has moved far enough past the previous threshold to exceed the new one. This gap between the two thresholds is the hysteresis band, and it effectively prevents input noise from causing unstable output signals.

Tri-State Logic

Standard digital logic outputs can drive two states: logic 0 (low voltage) or logic 1 (high voltage). Tri-state logic adds a third state: high impedance. When a tri-state output is placed in the high-impedance state, it disconnects electrically from the bus, neither sourcing nor sinking current.

Tri-state outputs are essential for shared buses where multiple devices must be able to place data on the same set of wires without conflicting. Each device asserts its output only when it is its turn, and releases to high impedance otherwise.

Digital IC Families

Several families of digital ICs have been developed, each with different speed, power, and noise characteristics:

  • CMOS (Complementary Metal-Oxide-Semiconductor): The lowest power consumption of any standard digital family. CMOS gates draw current only during switching transitions, so static power consumption is very low. CMOS also has excellent noise immunity because its switching threshold is approximately half the supply voltage — midway between the logic levels — making it difficult for noise to trigger false switching. The noise margin extends equally above and below the switching point.
  • BiCMOS: A hybrid technology that combines CMOS and bipolar transistor elements on the same chip. The advantage is that it gets the high input impedance characteristic of CMOS (which minimizes loading on signal sources) combined with the low output impedance characteristic of bipolar transistors (which allows driving heavier loads at higher speed).
  • Schottky TTL: A faster variant of standard TTL, but with higher power consumption than CMOS.
  • ECL (Emitter-Coupled Logic): Very fast switching, but with the highest power consumption of common logic families.
  • NMOS: Uses only N-channel FETs; higher power than CMOS but simpler to fabricate.

Pull-Up and Pull-Down Resistors

When a digital input or output is left unconnected — an open circuit — its voltage is undefined. It may float to any value, causing unpredictable behavior. A pull-up or pull-down resistor establishes a defined voltage at that node by connecting it to the supply rail (pull-up to positive supply) or to ground (pull-down).

These resistors ensure the line defaults to a known logic level when nothing is actively driving it. Pull-ups and pull-downs are commonly used with open-drain and open-collector outputs, switch inputs, and bus lines where devices may not always be actively driving.

Programmable Logic: FPGAs

A field-programmable gate array (FPGA) is an integrated circuit that contains an array of programmable logic blocks, interconnects, and I/O cells. Unlike fixed-function ICs, FPGAs can be reconfigured after manufacture to implement almost any digital logic function.

FPGAs are designed and configured using hardware description language (HDL) — most commonly VHDL or Verilog. The designer describes the desired circuit behavior in HDL, and synthesis tools compile that description into a configuration bitstream that programs the FPGA. This is fundamentally different from software programming; HDL describes parallel hardware structures, not sequential instructions.

FPGAs appear in modern SDR transceivers, high-speed signal processing, digital filter implementations, and anywhere a custom digital hardware solution is needed without the cost of custom silicon.

Logic Gate Symbols: Figure E6-3

Figure E6-3 shows schematic symbols for common logic gates. Three exam questions ask you to identify specific gate symbols from this figure.

E6-3 schematic diagram

The key symbols to recognize:

  • NAND gate: An AND gate body with a small circle (bubble) at the output, indicating inversion. The bubble signals that the output is the complement of AND. In Figure E6-3, this is symbol 2.
  • NOR gate: An OR gate body with a bubble at the output, indicating the complement of OR. In Figure E6-3, this is symbol 4.
  • NOT gate (inversion): A triangle with a bubble at the output — the simplest gate, which inverts a single input. This represents the NOT operation. In Figure E6-3, this is symbol 5.

The bubble is the key visual indicator of inversion. Wherever you see it on a gate symbol, the output (or occasionally input) is inverted from the standard operation of that gate shape.

E6C Practice Questions

Check Your Knowledge

Loading questions...
Previous in this section:
← E6B: Diodes
📊 Track your progress: Go to your Study Dashboard

Account

Navigation

Search

Search

Configure browser push notifications

Chrome (Android)
  1. Tap the lock icon next to the address bar.
  2. Tap Permissions → Notifications.
  3. Adjust your preference.
Chrome (Desktop)
  1. Click the padlock icon in the address bar.
  2. Select Site settings.
  3. Find Notifications and adjust your preference.